Our Trainings

RTL & FPGA Design

•RTL development & Integration

•Constraints Handling, Synthesis & STA.

Verification

•Functional Verification using SV/UVM.

•Static Verification.

Foundation Orientation

• Python

• Scripting/Automation

Physical Design

•Handling physical design flow from synthesis, to place and route to sign-off.